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We present a versatile rf pulse control system that has been designed for multi-qubit quan-
tum experiments. One instrument can be scaled to provide 32 channels of rf between 10
– 450 MHz. Synchronization can be achieved across multiple instruments. By using direct
digital synthesis and custom control circuitry contained within a field-programmable gate
array, sequences of transform-limited pulses can be produced. These have been used to carry
out quantum gates that are able to meet fault-tolerant thresholds for single– and two–qubit
gate fidelities, as published elsewhere. We have also extended the frequency to the giga-
hertz regime using additional mixers to address hyperfine transitions in atomic systems. The
system uses an efficient memory management scheme and a low-latency communications
protocol that allows pulse sequences to be updated in real-time. Together these can enable
outcome-based algorithms such as quantum error correction to be executed. The system is
fully programmable in C++, and other languages such as Python can be supported by the
on-board CPU, offering a highly flexible platform for a wide variety of experimental systems,
and has been proven in trapped-ion quantum information experiments.
I. INTRODUCTION
Quantum information experiments generally encode
information in the quantum states of an atom, molecule
or solid-state system 1. A quantum system is prepared
in a well-defined fiducial or superposition state, and
quantum gates are performed by driving transitions be-
tween this and other states, usually using electromagnetic
pulses. In multilevel systems such as cold atoms and
ions, further operations are used to detect the state pop-
ulation, and possibly to control excitation in motional
modes, using such methods as Doppler and resolved-
sideband cooling 2,3. In this paper we will primarily
discuss the application of a novel rf control system to
trapped-ion experiments, in which the above operations
are carried out using optical or microwave pulses. Next
we discuss the key system requirements and how they are
met.
Atomic quantum systems require addressing of multi-
ple transitions in addition to the qubit for full control.
For example, to carry out algorithms on two ions of dif-
ferent species, up to twenty laser beams may need to be
controlled. Additionally, in physical systems there are
often slow changes or drift in these resonant frequencies.
To handle these demands complex control electronics and
sophisticated software are required 4.
The optical pulses used to address transitions are con-
trolled with rf frequency pulses, via either acousto-optic
(AO) or electro-optic (EO) modulators. AO and EO
modulators are typically driven by rf at frequencies be-
tween 20 MHz and several GHz, up to a typical power
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of 40 dBm. Pulses may also be applied directly in the
rf or microwave domain using near-field antennas, over
a broader frequency range including into the microwave
band 5.
Robust quantum algorithms carry significant overhead
in both the number of physical systems needed for an
error-tolerant qubit and the number of pulses per logical
gate, and generally require ongoing classical feedback 6.
To achieve this the pulse sequencing system must have a
large storage capacity, tens of channels, and low-latency
decision-making and feedback.
In this paper, we describe a system developed around
a backplane that supports modular rf channel cards and
one master controller. Each card provides four rf chan-
nels and digital I/O, and 8 cards fit on one backplane,
allowing for a total of 32 rf channels per rack-based in-
strument. Most of the system hardware was designed in
partnership with Enterpoint Ltd. 7 who now sell both the
rf channel card and backplane under the name Milldown.
The rf is generated using the Direct Digital Synthe-
sis (DDS) technique and the control logic is distributed
between Field-Programmable Gate Arrays (FPGA) and
general-purpose processors, allowing the system to be be
programmed in a high-level language. Each rf channel
has an output range of 10 – 450 MHz, suitable for driving
Zeeman and motional sidebands, via an AO modulator on
a resonant atomic transition. Driving hyperfine transi-
tions at microwave frequencies has also successfully been
carried out 8 The frequency and phase of each rf pulse
is deterministically controlled to a resolution of 233 mHz
(32-bit tuning word) and 96µrad (16-bit tuning word).
These parameters are repeatable and finely adjustable.
Pulse lengths are adjustable in 8 ns increments, or 0.4 %
for a 2µs pulse. Pulse voltage is adjustable to 0.006 %,
although it is subject to some thermal drift. As fine
calibration is always required to compensate for the non-
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2linearities of external amplifiers and AO/EO modulators
this does not contribute significantly to overall perfor-
mance.
The firmware that was developed has been designed
with both scalability and advanced algorithms in mind.
The overall pulse sequence is pre-programmed yet both
the sequence and the individual pulse parameters (fre-
quencies, phases, amplitudes and durations) can be up-
dated dynamically as the sequence is running. This al-
lows for deterministic feedback; this is discussed in more
detail in section III.
The combination of low-noise hardware and sophisti-
cated firmware has already played a key role in novel
trapped-ion experiments 9–12. With different firmware
the rf cards have also been used in high-fidelity gate op-
erations 13,14.
The features of the rf system would also benefit a
wide variety of closely-related quantum platforms in-
cluding cold atoms and molecules, NMR and various
solid-systems, and may be useful in broader applications
such as spectroscopy, precision quantum measurement,
or quantum chemistry. The system could also be used in
engineering applications, such as phased-array sonar or
radar, or automated testing.
II. RF GENERATION
DDS is a reliable and coherent technique for rf gen-
eration that is already well-established and has met
the stringent demands of quantum information experi-
ments 15,16.
A DDS consists of a Numerically Controlled Oscilla-
tor (NCO) connected to a Digital to Analogue Converter
(DAC). The phase register of the NCO can be changed
arbitrarily, along with the step size, allowing full control
of the phase and frequency of the rf.
In comparison to a Phase-Locked Loop (PLL), a major
advantage of a DDS system is that its output frequency
and phase can be deterministically changed with a far
lower latency. DDS also offers much finer frequency and
phase resolution, as well as rapid “hopping” of parame-
ters; i.e. they are frequency agile.
Another common approach is an Arbitrary Waveform
Generator (AWG), which uses digital circuitry such as an
FPGA followed by a DAC to output an arbitrary wave-
form rather than only a sine wave. This is more flexible,
and also offers two-tone or broadband outputs. However,
the downsides of an AWG of comparable performance to
a DDS are greater complexity in the digital domain at
high frequencies, higher power consumption, and more
complex electronic hardware design and verification to
achieve comparable noise levels. We show that all the
features we require can be implemented using DDS com-
bined with other circuitry while giving the phase-noise
performance quantum systems demand.
III. SYSTEM OVERVIEW
A block diagram of a single rf channel card is shown
in figure 1. The channel card supports USB, Ethernet,
backplane, and PCIe communications. A photograph is
shown in figure 2. The channel cards are either inserted
in a backplane or can be used standalone with a suitable
power supply. Being modular, the number of rf channels
can be chosen from 4 to 32 per instrument. These are
all phase-synchronous to one master clock. The reference
oscillator used determines the level of phase noise on the
output channel, as we show below. We achieve the re-
quired phase noise using a commercial integrated circuit
and the correct choice of reconstruction filter.
The Analog Devices AD9910 DDS chip was chosen as
it meets requirements for spurious digital harmonics and
phase noise. It has 32-bit frequency tuning, 14-bit ampli-
tude and 16-bit phase resolution. Frequency, phase and
amplitude are set within 1.4µs via an SPI bus or more
rapidly via a parallel bus 17. In the current firmware only
the phase is updated using the parallel bus. The funda-
mental output frequency spans 40 octaves from 10 µHz
to 450 MHz, though the analog rf chain passes a mini-
mum frequency of 10 MHz. This covers all the required
frequencies for trapped ions, except for direct addressing
of the hyperfine transitions (typically 1 GHz to 12 GHz).
To reach hyperfine frequencies standard single-sideband
generation methods were employed. DDS also allows for
near-perfect, exactly repeatable synchronization of mul-
tiple channels, allowing quadrature and other phase offset
relationships to be easily accomplished 18,19. Digital con-
trol logic, including timing control and internal memory
for the four channels of rf on each channel card is pro-
vided by a Xilinx Spartan 6 FPGA. We use this to dis-
tribute the real-time sequencing tasks between the DDS
channels. If multiple channel cards are used on a back-
plane system then a master card can be used to provide
overall system control; this is the approach used at ETH
and Oxford. Multiple instruments could use Ethernet
and a shared clock to scale beyond 32 channels.
A. Backplane Architecture
The Micro Telecoms Adaptor (mTCA) standard 20 was
chosen as the backplane architecture. This is a telecomm-
nications and HPC standard, an extended version of
which (mTCA.4) is used in high-energy physics exper-
iments. mTCA has low-latency interconnects and is an
open standard, which makes it very attractive for the
scientific community.
The channel cards fit into a 19 inch sub-rack called
a “shelf” in TCA terminology, which also contains an
active backplane with finger-edge connectors. A custom
finger-edge connector was added to the channel card for
supplying linearly regulated power and accessing Gigabit
transceivers. A custom passive backplane was designed
to accommodate this. We chose to adapt a standard Eu-
rocard rack to mount this in, and to not implement the
extra power and thermal management required by the
mTCA spec. Standard mTCA cards can fit the rack, but
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FIG. 1: Block diagram of a channel card showing backplane connections and clock distribution.
FIG. 2: Photograph of channel card showing the finger connection and SMA outputs.
the channel cards will not fit a standard mTCA back-
plane without modification. The custom backplane can
support one master card (MCH) and up to eight chan-
nel cards or other mTCA cards such as commercial DAC
cards.
A commercial MCH could be used, but we chose to
implement a low-cost solution consisting of a Zedboard
from Avnet21 attached to a custom adapter card that
routes communication signals to the backplane via its
FMC connector. This uses a Xilinx Zynq chip consisting
4of an FPGA and dual-core ARM Cortex CPU, with ac-
cess to 4Gb of off-chip DRAM. It has hardware support
for the Ethernet and USB physical layers. The Zedboard
is well-supported in the scientific and hobbyist commu-
nities. FPGA firmware on the Zedboard and the chan-
nel cards provides real-time synchronization. A software
GUI running on the PC is used to set experimental pa-
rameters, and to process and display results. Ethernet
is used to communicate between the PC and Zedboard,
and debugging is done over USB.
Quantum state detection for our experiments is based
on a threshold decision made by counting photons emit-
ted from the ion. The FPGA can receive digital in-
puts (TTL level) from up to eight photon counters,
which is sufficient for experiments with tens of ions.
Measurement-based outcomes are interpreted by the al-
gorithm running on the ARM, which can then alter the
running sequence on the channel cards in real-time. To
allow the system to scale, it is necessary to avoid a bottle-
neck at the MCH. Pulse sequencing tasks are distributed
amongst the channel cards and thus intra-board commu-
nication is kept to a minimum. Quantum error syndrome
measurement and correction could be performed within
40µs using these features.
As shown in figure 3, the backplane provides
impedance-controlled differential pair lanes arranged in
both point-to-point and bus topologies. Electrically,
these can support speeds of up to 40 Gb/s. Geograph-
ical addressing allows the MCH to talk to one board at a
time, or to send a broadcast command to all the boards
simultaneously. The MCH also generates trigger pulses
transmitted over a shared clock lane of the backplane to
keep all the channel cards synchronized.
The point-to-point connections provide direct links
without switching, which avoids unpredictable latencies
and jitter which would be unacceptable in a quantum in-
formation system. PCIe or Ethernet could be used but
would add unnecessary complexity and latency; to use
the full speed of the bus, gigabit transceivers would be
required at both ends. Instead, we use a simpler dif-
ferential serial communication protocol to reach speeds
sufficient for foreseeable trapped-ion experiments. No
specialist physical adaptor chip is required, as the FP-
GAs are directly capable of differential communication
at these speeds. With this the MCH can communi-
cate reliably with the rf cards at up to 166 Mb/s with-
out encoding. The protocol uses a 48-bit combined ad-
dress/instruction word, which is written directly into the
channel card memory with a latency of several clock cy-
cles, below 20 ns. This allows us to change the pulse se-
quences and parameters in real-time with deterministic
timing.
IV. CHANNEL CARD DETAILS
A. Hardware
Each channel card has one FPGA and four channels
of rf, consisting of a DDS chip, variable-gain amplifer
(VGA) and control DAC, and filtering. The Spartan 6
FPGA provides 4.8 Mb of BRAM internal memory and
540 I/O pins that implement the various communications
channels mentioned above as well as separate parallel
buses to each DDS chip.
Finite-length rectangular pulses result in a sinc-like ex-
citation profile in Fourier space centred on the pulse fre-
quency, due to the step change in power at the start and
end of the pulse. This causes undesired off-resonant exci-
tation of nearby transitions, however it can be reduced by
smoothly shaping the turn-on and turn-off power curve
of the pulse to avoid rapid changes. This helped increase
multi-qubit gate fidelity by over 10 % in early experi-
ments 22.
To achieve the desired windowing functions, a dynamic
range of 30 dB to 40 dB on the rf amplitude is required.
Using the amplitude register of the AD9910 DDS for both
pulse shaping and overall amplitude control causes quan-
tisation issues at lower power, because only a small part
of the dynamic range of the internal DAC is utilised. As
a result, the pulse spectrum acquires power-dependent
artefacts that are difficult to compensate. To this end
each rf channel includes an external variable-gain ampli-
fier (VGA). The DDS amplitude is still used for setting
coarse amplitude. A typical example of a multichannel
sequence using shaped pulses is shown in figure 4.
The VGA chosen has a 3 MHz bandwidth and a log-
arithmic response. This gives a greater dynamic range
than a linear VGA, with the drawback that the shap-
ing waveform must be pre-compensated to linearise the
response, adding a little extra complexity.
The VGA is controlled via a 14-bit 275 MSPS
DAC (Texas Instruments DAC5672A) which we run at
62.5 MHz bandwidth. This DAC has a higher bandwidth
than the VGA, allowing us to overdrive the VGA at
below-unity gain.
Each output is filtered to remove alias frequencies, and
then further amplified to around 0 dBm over the range
10 MHz to 450 MHz. To drive an AOM we amplify this to
a few watts using an external amplifier whereas a small
EOM can be driven directly.
The DDS chips are clocked from a single 1 GHz source.
This clock signal can either be provided externally via a
front panel SMA connector, or generated on-board for
testing. Clock signals can also be routed via the back-
plane (see figure 1), however these must pass through the
FPGA to reach the DDSes, which may be non-ideal for
some applications. We use a stable oscillator slaved to
a rubidium clock and distributed to each card to ensure
stable phase. We chose not to discipline the rubidium
clock from GPS as we can use our trapped ion as a fre-
quency reference and adjust phases to the ion’s atomic
resonance. The DDS clock is divided by 16 in the AD9910
to generate a signal used to synchronize all output chan-
nels.
B. Firmware
The MCH globally triggers every rf channel via the
backplane. Each rf channel runs a separate pulse se-
quence, which is encoded as a set of predefined pulse
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FIG. 3: Simplified overview of how the backplane is connected in a single MCH MicroTCA system.
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FIG. 4: a) Oscilloscope traces of the DDS outputs for a typical mixed-species Be+–Ca+ pulse sequence, with the
arrow indicating a pulse executed conditionally on the detection outcome. b) Expanded view of grey box in a),
showing a typical shaped pulse produced by the DDS.
6events; each event occurs a deterministic time (number
of clock cycles) after the previous. One common event is
an edge, which has a defined wait time and an output fre-
quency/phase/amplitude. The edge amplitude can also
be shaped to achieve the transform-limited pulses dis-
cussed above.
This architecture minimises memory requirements for
pulse sequences made up of arbitrarily-ordered but repet-
itive pulse events. A typical sequence can be thousands
of pulses long, yet its description needs less than 2 kB of
memory in the FPGA, as the repetitive structure can be
efficiently exploited. The channel card has off-chip mem-
ory available, but this has not yet been needed. This
RAM could in theory store millions of unique pulses.
Synchronising the phase of the rf with the event tim-
ing requires careful FPGA firmware design. For each rf
edge, the DDS phase is set to the required phase (DDS
frequency multiplied by total pulse sequence time) via the
parallel bus. This mechanism ensures that the rf output
is phase-coherent with respect to the reference frame of
the quantum system being driven, even if multiple pulses
at other frequencies have been run since the first pulse.
V. SYSTEM PERFORMANCE
A key design goal was to ensure that the electronic
noise from the rf sources would not limit the fidelity of
quantum experiments using the system. Several noise
types were investigated, and their sources are discussed
in this section with this goal in mind.
A. Power Supply Design
Power supply noise is one of the most significant con-
tributors to the DDS phase noise. The rf phase noise
contributes to decoherence and off-resonant carrier exci-
tation of the ion, however this is not a dominant effect.
More significantly, the rf card power requirements place
a large demand on the DC power source, with a tradeoff
between efficiency and noise. Two approaches were inves-
tigated, standard linear power supplies and switch mode
power (SMP) supplies. SMP supplies typically work by
switching current on and off into a load, and keep the
load voltage constant by varying the duty cycle. They
operate at switching speeds around 50–500 kHz. This is
more efficient than linear regulation, however it gener-
ates both injected noise on the supply rails, and radiated
electromagnetic interference (EMI). The former can be
avoided with filtering, but EMI is more difficult to pro-
tect against, requiring good PCB design, physical dis-
tance, and in some cases metal cans for shielding.
Each channel card requires around 15 W of power dur-
ing normal operation, supplied at 12 V and 3.3 V. Other
voltages are generated with local regulators. To evaluate
the effect of power supply regulation on phase noise, two
versions of the channel card were manufactured, a ’lin-
ear’ card (Milldown Issue 1.1) with on-board linear reg-
ulators, and a ’switch-mode’ card (Milldown Issue 1.2)
with several switch-mode regulators for efficiency at high
currents. Three factors help suppress the power supply
noise. Each voltage used directly by the analog circuitry
in the DDSes, DACs and rf chain is produced by low-
noise linear regulators, while the switch-mode regula-
tors only supply the linear regulator inputs and other
voltages whose noise is less critical. The Power Sup-
ply Rejection Ratio (PSRR) of the DDSes and DACs
reduces supply noise effects inside the chips. Common-
mode output rejection is also effective, and is provided
by the differential-current output structure plus the use
of a balanced-unbalanced transformer (balun) at the rf
output. This is effective as a large portion of the power
supply noise is common-mode.
An ATX power supply similar to those used in desktop
PCs was chosen as the global power supply, providing up
to 83 A at 12 V. ATX supplies are normally switch-mode.
The quality of their filtering varies a lot, so care was
taken to choose a high-quality ATX supply (Seasonic SS-
1000XP). However, for comparison, measurements were
also done using a linear bench supply.
Thermal fluctuations can cause rf output power insta-
bility, unless properly managed. Forced-air cooling of the
system is required, as both the linear and switch-mode
cards reach about 80 oC in normal use. A fan tray was
mounted above and below the cards in a push-pull con-
figuration and cooling fins were added to the FPGA and
DDS chips. This combination kept the board tempera-
ture and the rf power fluctuations within our require-
ments. Electrical noise (EMI) from the fans was ob-
served. This could be reduced using a brushless type,
or by ducting the air from a distance, however careful
grounding reduced it to an acceptable level in the test
setup.
B. Phase noise
The phase noise of the linear and the switch-mode
cards has been measured under various conditions using
a Keysight E5052B phase noise analyser. A 1 GHz clock
signal for driving the cards was generated with a PLL
evaluation board from Analog Devices (ADF4106) and a
VCO (Crystek CVCO55CX-1000-1000). This VCO has
lower phase noise than high-quality instrument synthe-
sizers, which must compromise phase noise for tunability.
The PLL was locked to the 10 MHz reference output of
the E5052B phase-noise analyser during measurements.
The results are shown in figure 5. The phase noise is
comparable with the free-running VCO. The DDS chan-
nel provides better noise performance than commercial
frequency synthesisers as can be seen in 6
C. Unregulated spurs
The phase noise of the switch-mode card is better than
the linear card in terms of Spurious-Free Dynamic Range
(SFDR). The spurs visible in the 10 kHz to 200 kHz band
on the output of the linear card are related to the ATX
power supply. It was noted that changing the load cur-
rent of the card causes the spurs to relocate on the spec-
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FIG. 5: Noise power spectral density for the two different cards. Different DDS output frequencies are shown
alongside the free-running 1 GHz clock for comparison. Spurs at 219 Hz and harmonics of 19 kHz have been labelled
in (a)
trum by about 1 kHz.
Replacing the ATX supply with a linear power supply
lowered the overall noise floor by about 2 dB, but did not
alter the spurs. It was found that the spurs were due to
clock jitter not being rejected sufficiently by the on-board
regulation. Extra or better decoupling capacitors could
solve this issue.
Although the overall SFDR of the switch-mode card
is better than the linear card, the broadband noise floor
is worse on the switch-mode card at frequencies above
1 MHz by about 1 dB. This results in a large differ-
ence when considering the integral noise. This is to be
expected because the noise spectral density of the lin-
ear regulators is better than the switch-mode regulators;
however, the switch-mode card is sufficiently good for our
needs, and eases the demands on thermal management.
As it does not suffer from spurs as described above, these
cards are preferred.
D. Clock Jitter
Ideally the DDS output phase noise should follow the
phase noise curve of the input clock, until a point where
the residual phase noise of the DDS dominates, as shown
in figure 7. The red line is the residual phase noise
at 98.6 MHz from the AD9910 datasheet, normalised to
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PLL evaluation board with a CVCO55CX1000 VCO, both running at 1 GHz.
FIG. 7: Residual noise of the DDS output after the input clock phase noise has been considered.
1 GHz. The residual phase noise of the DDS is measured
by removing those components in the DDS output phase
noise which are cross-correlated with the input clock of
the DDS and its power supply.
To understand where the excess noise comes from, we
modelled a 1 GHz clock at the floor of the normalised
DDS output phase noise, as shown in figure 8. The
normalised phase noise converges to this modelled clock,
which is notably higher than both the input clock phase
noise and the residual phase noise of the AD9910. This
implies the actual clock input of the DDS is worse than
the clock input of the board, due to the clock distribu-
tion network between the input clock and the DDS input,
which consists of a fanout chip and crosspoint switch as
shown in figure 1. We calculate the RMS jitter of the
modelled clock in the range 10 Hz to 100 MHz to be 270 fs.
Comparing this to the manufacturer’s specified values for
the crosspoint switch and the clock fanout, we see this is
within the values given of 500 fs and 86 fs respectively.
Therefore, phase noise increase between the board in-
put clock and the DDS output (in the 10 kHz to 5 MHz
offset) is most likely due to the additive jitter of the
1 GHz clock distributing network on the rf card. This
can be avoided using direct passive connections to the
DDS chips. Future versions will include an SMA connec-
tor for this purpose.
E. Noise Spectral Density of the VGA
The datasheet of the VGA (Analog Devices ADL5330)
shows typical output noise spectral density vs the gain
controlling signal (Vgain) reproduced here in figure 9.
The output noise spectral density is plotted at 100, 200
and 400 MHz offset from the carrier.
We measured noise from the DDS card at 5 MHz off-
9FIG. 8: Plot of phase-jitter as modelled for the clock and distribution network.
sets, whilst controlling the VGA gain from 0 dB to -
15 dB. These values of spectral noise density vs VGA
control voltage are plotted, overlaid as blue crosses on
the datasheet graph in figure 9.
FIG. 9: Plot of actual noise power density (blue crosses)
and specified noise (solid lines) due to the Variable
Gain Amplifier.
The measured noise follows the same trend as the
VGA’s specified output noise for relative attenuation, but
about 5 dB higher. This additional 5 dB of noise is due
to the signal source used not being as noise-free as in the
manufacturer’s test. The plotted results suggest that the
VGA dominates the broadband noise (density) floor, as
it is the final component on the rf chain. Future card
versions will provide a bypass for the VGA when its use
is not absolutely necessary.
VI. FREQUENCY UPCONVERSION
Two methods have been employed to reach the higher
frequencies required for addressing hyperfine transitions.
The first is a chain of frequency couplers as shown in fig-
ure 10. Commercial frequency doublers use the nonlinear
properties of a P-N junction to create second harmonics.
However, careful filtering and amplifying is required, giv-
ing a narrowband solution that can be sensitive to ther-
mal drift.
A common method used for single-side-band (SSB)
transmission systems is the Hartley mixer arrangement.
This is shown in figure 11 with the slight modification of
using two separate channels of the DDS system to create
the in-phase and quadrature (−90 deg) local oscillator
signals. This has the advantage that power and phase
fluctuations can be tuned out digitally. The hyperfine
frequency is around 3.2 GHz which is generated using an
Agilent E8247C synthesiser.
VII. CONCLUSIONS
The Milldown channel card has phase noise charac-
teristics sufficient for performing qubit gates at fault-
tolerant levels, and has capabilities that will be suffi-
cient for demanding quantum experiments now and in
the near future. It outperforms previous systems such
as23 and is easily scalable by design. The hardware was
conceived and designed at the ETH Zu¨rich, based on an
early design from the University of Innsbruck. They are
manufactured and sold by Enterpoint Ltd. The rf flex-
ibility and real-time feedback capabilities have enabled
novel trapped-ion experimental protocols involving dis-
sipative state preparation, manipulation and tomogra-
phy 9,10,24 and their application to investigating quantum
foundations 12, as well as ion transport-based quantum
gates 25,26. The low-latency feedback has been useful in
quantum contextuality experiments 11, and more elabo-
rate experiments involving feedback are planned. Addi-
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RF Mixer
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Quadrature Phase (Q)
To Ion Trap Antenna
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FIG. 11: Hartley scheme used for single-sideband generation using two DDS channels.
tionally the system has been used in single- and two-qubit
gate demonstrations with fidelities of 99.9934(3) % and
99.9(1) % respectively, above the fault-tolerant thresh-
olds for many quantum error correction schemes 13,14.
Gates using near-field microwaves 5 using the cards with
techniques discussed in section VI have achieved compa-
rable fidelities.
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